**Keywords:** decoupling capacitor selection, C0G X7R X5R, bypass capacitor, MLCC dielectric types
---
## Why Decoupling Capacitor Selection Matters
Every PCB designer faces the same challenge: power supply noise corrupting signal integrity. The solution seems simple — add decoupling capacitors. But choosing the wrong dielectric type, package size, or capacitance value can turn a "simple" fix into a debugging nightmare.
Decoupling capacitors (also called bypass capacitors) serve two critical functions: they provide a local energy reservoir that suppresses transient voltage drops, and they shunt high-frequency noise to ground. The key insight most engineers miss is that **not all ceramic capacitors behave the same way** — the dielectric material fundamentally determines performance across temperature, voltage, and frequency [1].
*Figure 1: Proper decoupling capacitor placement — 0402 MLCCs positioned directly adjacent to IC power pins for minimum loop inductance.*
This guide breaks down the four most common MLCC (Multi-Layer Ceramic Capacitor) dielectric types — C0G/NP0, X7R, X5R, and Y5V — and gives you a practical framework for selecting the right capacitor for every position on your board.
---
## Understanding MLCC Dielectric Classifications
The EIA (Electronic Industries Alliance) classifies ceramic capacitor dielectrics using a three-character code. The first character represents the low temperature limit, the second the high temperature limit, and the third the maximum capacitance change over that range.
### Class I: C0G/NP0
C0G (EIA) and NP0 (NPO, military spec) are synonymous terms for the most temperature-stable ceramic dielectric. The "C" means –55°C, "0" means +125°C, and "G" means ±30 ppm/°C maximum change.
**Key characteristics:** In practice, the terms are used interchangeably. Technically, a "decoupling" capacitor isolates two circuits on the same power rail (decoupling noise from one stage to another), while a "bypass" capacitor shunts AC noise to ground. In most PCB designs, a single capacitor serves both functions simultaneously. The selection criteria — dielectric type, package size, placement — are identical regardless of which term you use. It depends on the application. For general decoupling, X7R is fine and often preferred because it offers higher capacitance in smaller packages. However, for precision timing circuits, oscillators, PLL loop filters, or any circuit where capacitance stability directly affects performance, C0G/NP0 is mandatory. X7R's ±15% temperature variation and DC bias effect would cause unacceptable frequency drift in these applications. A good starting rule is one 100 nF capacitor per power pin, plus one 1 µF bulk cap per IC, plus one 10–47 µF cap per power rail. High-speed ICs (FPGAs, processors) may need additional values — check the datasheet's power distribution network (PDN) requirements. Some manufacturers specify exact capacitor values and placement; always follow their recommendations when available. This is almost certainly DC bias derating. Class II ceramic capacitors (X7R, X5R, Y5V) lose significant capacitance when DC voltage is applied. The effect depends on the dielectric formulation, package size, and voltage rating relative to the applied voltage. To mitigate: choose a capacitor with a voltage rating at least 2× your operating voltage, select a larger package (more layers = less field stress per layer), or switch to a different dielectric with better bias performance. For high-frequency decoupling, yes — 0402 has lower ESL (~0.7 nH vs ~1.0 nH) and enables placement closer to IC pins. However, 0402 capacitors have lower maximum capacitance values and lower voltage ratings. If you need 10 µF at 25V, 0402 isn't an option. The optimal approach: use 0402 for the high-frequency cap (100 nF) and 0603 or 0805 for the bulk cap (1–10 µF). Also consider manufacturing — 0201 is even better electrically but harder to assemble and inspect. The main difference is temperature range: X7R is rated to 125°C while X5R stops at 85°C. For automotive, industrial, or outdoor applications, X7R is the safer choice. For consumer electronics in controlled environments, X5R often provides better capacitance density and lower cost. If your product will see temperatures above 85°C, X7R is mandatory. Below 85°C, compare DC bias performance and cost between the two — X5R sometimes wins on both.
- Temperature coefficient: 0 ±30 ppm/°C
- Capacitance change vs DC bias: essentially zero
- Dissipation factor: <0.1%
- Available capacitance range: typically 0.5 pF to 0.1 µF
- Tolerance: ±5% (±2% available)
C0G/NP0 capacitors are parabolic in their temperature response — the capacitance curve is nearly flat across the entire operating range. This makes them ideal for oscillators, PLL loop filters, timing circuits, and any RF application where stability is non-negotiable [2].
### Class II: X7R
X7R is a "semi-stable" Class II dielectric. The "X" means –55°C, "7" means +125°C, and "R" means ±15% maximum capacitance change over temperature.
**Key characteristics:**
- Temperature range: –55°C to +125°C
- Capacitance change vs temperature: ±15%
- Capacitance change vs DC bias: can drop 30–60% at rated voltage
- Available capacitance range: 100 pF to 22 µF
- Tolerance: ±10% (±5% available)
X7R is the workhorse of decoupling applications. It offers a good balance between capacitance density and stability. However, the DC bias effect is critical: a 10 µF X7R rated at 10V might only deliver 4–5 µF at 5V applied bias [3].
### Class II: X5R
X5R is similar to X7R but with a narrower temperature range. The "5" indicates a maximum temperature of +85°C instead of +125°C.
**Key characteristics:**
- Temperature range: –55°C to +85°C
- Capacitance change vs temperature: ±15%
- Capacitance change vs DC bias: can drop 40–70% at rated voltage
- Available capacitance range: 100 pF to 100 µF
- Tolerance: ±10% or ±20%
X5R often achieves higher capacitance in smaller packages than X7R because of its more aggressive barium titanate formulation. For consumer electronics operating in controlled environments, X5R is an excellent and cost-effective choice.
### Class II: Y5V
Y5V is the least stable of the four. The "Y" means –30°C, "5" means +85°C, and "V" means +22%/–82% maximum capacitance change.
**Key characteristics:**
- Temperature range: –30°C to +85°C
- Capacitance change vs temperature: +22% to –82%
- Capacitance change vs DC bias: can drop 70–90% at rated voltage
- Available capacitance range: 1000 pF to 100 µF
- Tolerance: ±20% or +80/–20%
Y5V capacitors should be avoided in any application where actual capacitance matters. Their only advantage is high volumetric efficiency — you can get very high nominal capacitance in tiny packages. But under real-world conditions, a "10 µF" Y5V might deliver less than 1 µF. They are acceptable only in non-critical bulk bypass roles where the actual value is unimportant [4].
---
*Figure 2: Temperature range, capacitance change, and application comparison across C0G, X7R, X5R, and Y5V dielectric classes.*
## Dielectric Comparison Table
| Parameter | C0G/NP0 | X7R | X5R | Y5V |
|---|---|---|---|---|
| **Temperature Range** | –55°C to +125°C | –55°C to +125°C | –55°C to +85°C | –30°C to +85°C |
| **Cap Change vs Temp** | ±30 ppm/°C (≈±0.3%) | ±15% | ±15% | +22% / –82% |
| **Cap Change vs DC Bias** | <1% | –30% to –60% | –40% to –70% | –70% to –90% |
| **Tolerance** | ±2% to ±5% | ±5% to ±10% | ±10% to ±20% | ±20% / +80–20% |
| **Max Capacitance (typical)** | 0.1 µF | 22 µF | 100 µF | 100 µF |
| **Dissipation Factor** | <0.1% | <2.5% | <3.5% | <5% |
| **Aging Rate** | None | ~1%/decade hr | ~2%/decade hr | ~5%/decade hr |
| **Cost (relative)** | High | Medium | Low | Lowest |
| **Best Application** | RF, timing, oscillators | General decoupling | High-density decoupling | Non-critical bulk only |
---
## Practical Selection Strategy
### 1. High-Frequency Decoupling (≥100 MHz)
Use **C0G/NP0** in the smallest package available. At these frequencies, the capacitor's parasitic inductance (ESL) matters more than its capacitance. A 1000 pF C0G in an 0402 package has an ESL of approximately 0.7 nH, giving a self-resonant frequency above 400 MHz — perfect for suppressing high-frequency harmonics [5].
### 2. Mid-Frequency Decoupling (1–100 MHz)
Use **X7R or X5R** in 0402 or 0603 packages. A combination of 100 nF + 1 µF is the industry standard. The 100 nF handles the 10–100 MHz range while the 1 µF covers 1–10 MHz. Both should be placed as close to the IC power pins as physically possible.
### 3. Bulk Decoupling (<1 MHz)
Use **X5R or X7R** in larger packages (0805, 1206). Values of 10 µF to 47 µF provide the energy reservoir for low-frequency transients. Here, DC bias derating is critical — always check the manufacturer's capacitance vs. DC bias curve.
### 4. The 0402 1µF + 100nF Combo
This is the most widely used decoupling configuration for a reason. The 0402 package minimizes ESL (≈0.7 nH), the 100 nF provides a low-impedance path at high frequencies, and the 1 µF handles the mid-band. Place the 100 nF closest to the IC pin, with the 1 µF immediately adjacent.
---
## ESL and Package Size: Why Smaller Is Better
Equivalent Series Inductance (ESL) is the hidden performance killer in decoupling networks. The total loop inductance includes the capacitor's internal inductance, the PCB trace inductance, and the via inductance.
*Figure 3: ESL and self-resonant frequency comparison across 0201, 0402, 0603, and 0805 package sizes — smaller packages yield lower inductance.*
**ESL by package size (approximate):**
| Package | ESL (nH) | Self-Resonant Freq (100 nF) |
|---|---|---|
| 0201 | 0.5 | ~710 MHz |
| 0402 | 0.7 | ~600 MHz |
| 0603 | 1.0 | ~500 MHz |
| 0805 | 1.5 | ~410 MHz |
The smaller package isn't just about board area — it directly translates to better high-frequency performance. Moving from 0805 to 0402 cuts ESL by more than half, extending the effective decoupling range by nearly 200 MHz [5].
**PCB placement rules to minimize ESL:**
- Place the smallest capacitor closest to the IC power pin
- Minimize the trace length between capacitor and IC (target: <2 mm)
- Use short, wide traces (reduces inductance)
- Place the ground via adjacent to the capacitor ground pad
- Avoid routing power through the capacitor — use a star or dedicated power plane connection
---
## Common Decoupling Mistakes
### Mistake 1: Ignoring DC Bias Derating
This is the #1 error we see. Engineers select a 10 µF X5R rated at 6.3V for a 5V rail and assume they have 10 µF. In reality, at 5V bias, that capacitor may deliver only 3–4 µF. **Rule of thumb: choose a voltage rating at least 2× the operating voltage to minimize derating.**
### Mistake 2: Using Only One Capacitor Value
A single 100 nF capacitor cannot decouple all frequencies. The impedance curve has a single minimum at its self-resonant frequency. Above that, inductance dominates and impedance rises. You need multiple values (or multiple identical caps in parallel) to create a broadband low-impedance profile.
### Mistake 3: Poor Placement
Even a perfect capacitor becomes useless if placed 10 mm from the IC. At 100 MHz, 5 mm of trace adds approximately 3 nH of inductance — more than the capacitor's own ESL. This shifts the self-resonant frequency down and increases impedance at the frequencies you're trying to suppress.
### Mistake 4: Mixing Dielectric Types Blindly
Using a Y5V capacitor where an X7R is specified can cause field failures. A 4.7 µF Y5V at 3.3V bias and 60°C might deliver 0.5 µF — barely better than no capacitor at all. Always verify the dielectric type on the BOM matches the design intent.
### Mistake 5: Forgetting About Aging
Class II dielectrics (X7R, X5R, Y5V) lose capacitance over time due to ferroelectric aging. X7R ages approximately 1% per decade-hour, X5R about 2%, and Y5V up to 5%. This means a 10 µF X5R capacitor loses ~2% of its capacitance every time the powered-on time increases by 10×. For long-life products, specify capacitance with aging margin.
---
## Design Checklist
✅ Use C0G/NP0 for all RF, timing, and oscillator circuits
✅ Use X7R or X5R for general IC decoupling
✅ Avoid Y5V except for non-critical bulk applications
✅ Select voltage rating ≥2× the operating voltage
✅ Use the smallest package the board can accommodate
✅ Place 100 nF within 2 mm of the IC power pin
✅ Add a 1 µF in parallel, immediately adjacent
✅ Include a 10–47 µF bulk cap per power rail
✅ Verify DC bias curves from manufacturer datasheets
✅ Check capacitance after aging for long-life products
✅ Use at least two different capacitance values per IC
✅ Minimize loop area between capacitor, IC, and ground
---
## FAQ
What is the difference between a decoupling capacitor and a bypass capacitor?
Can I use X7R instead of C0G/NP0?
How many decoupling capacitors does each IC need?
Why does my 10 µF capacitor only measure 4 µF in circuit?
Is 0402 always better than 0603 for decoupling?
How do I choose between X7R and X5R?
---
## References
[1] Murata Manufacturing Co., "Technical Guide: Capacitor for Noise Filtering," Murata Library, 2023. https://www.murata.com/en-global/library/technicalguide/capacitor/noise
[2] KEMET Electronics, "C0G (NP0) Dielectric Material Overview," KEMET Technical Publications, 2023. https://www.kemuft.com/en-US/datasheets/KEM_C1002_X7R_SMD.pdf
[3] Texas Instruments, "Power Supply Decoupling and Filtering Application Report (SLOA069)," TI Application Notes, 2022. https://www.ti.com/lit/an/sloa069/sloa069.pdf
[4] AVX Corporation, "MLCC Dielectric Comparisons and Selection Guide," AVX Technical Notes, 2023. https://www.avx.com/docs/techinfo/mlccdielectric
[5] Johanson Technology, "ESL and ESR Optimization for Decoupling Capacitors," Johanson Design Notes, 2023. https://www.johansontechnology.com/downloads/jti-app-note-esl-design.pdf
---
*Need reliable decoupling capacitors for your next design? Browse our [MLCC inventory](https://www.electroniccomponent.com/capacitors/mlcc) at Electronic Component for C0G, X7R, and X5R options in packages from 0201 to 1206.*
